Part Number Hot Search : 
M200D MCT2202 PIC16F8 MB10S SSD1905 BAV21 LM2904 FPF12045
Product Description
Full Text Search
 

To Download CXA2032Q Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 CXA2032Q
2-channel REC/PB Amplifier for 8 mm VTR
Description The CXA2032Q is a bipolar IC designed as recording/playback amplifiers for 8 mm VTRs. Features Recording system * Supports EVR control for recording Y/low-band recording level * Feedback damping circuit provided in the recording amplifier Playback system * Feedback damping circuit provided in the playback amplifier facilitates printed circuit board design * RFAGC and dropout detection circuit Applications 8 mm VTR Structure Bipolar silicon monolithic IC 32 pin QFP (Plastic)
Absolute Maximum Ratings (Ta=25 C) * Supply voltage VCC 7 V * Operating temperature Topr -10 to +75 C * Storage temperature Tstg -65 to +150 C * Allowable power dissipation PD 450 mW Operating Condition Supply voltage
VCC
4.5 to 5.25
V
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
--1--
E95840-TE
Block Diagram and Pin Configuration
RFAGCIN
9
REC1CH
17
REC
RECDUMP1 15
PBRFOUT 11
REC1IN 14
VOUT1 13
VREG 10
VCC1 16 VCC 12
REC1OUT
8
AGCDET RFSW 1CH
RFAGCTC
7
18
HEAD
PB1IN
2ND
RFAGC
BUFF
RFAGCOUT
40dB 6dB 2CH
19 20
15dB
6
GND1
DOCDET
5
PBDUMP1 CXA2032Q
21
DOCDET
DOP
--2--
22
4
PBDUMP2
LOGIC
BOTH REC
3
GND2 1 40dB
23
HEAD
RFSWP
15dB
2ND
YGCA
PB2IN
1
RP PB
2 1
24
REC
REC2OUT REC2CH
25 VCC2 27 REC2IN 26 RECDUMP2
CGCA
YLEVEL
32 YIN 30 CIN 29 GND 28 VOUT2 31 CLEVEL
CXA2032Q
CXA2032Q
Pin Description Pin No. Symbol Pin voltage DC AC
(VCC, VCC1ch, VCC2ch=4.75 V Ta=25 C) Equivalent circuit Description
1
YLEVEL
0V to 4.75 V input
--
1
79.5k 140 37
EVR adjusting pin for Y signal level during recording. The control voltage is from 0 V to 4.75 V. Increasing the input voltage increases the Y signal level.
10
2
RP PB
H: 2.3 V or more L: 0.6 V or less input
--
2
80k 140
Input pin for REC/PB mode switching signal. H: PB L: REC
1.4V
10
3
RFSWP
H: 2.3 V or more L: 0.6 V or less input
--
3
80k 140
Input pin for RFSWP signal.
1.4V
10
4
BOTH REC
H: 2.3 V or more L: 0.6 V or less input
--
4
80k 140
Alternate recording/both channel recording switching pin. H: Both channel recording L: Alternate recording
1.4V
--3--
CXA2032Q
Pin No.
Symbol
Pin voltage DC AC
Equivalent circuit
Description
150
5
DOP
H: 3.15 V L: 0.0 V output
--
5
2.4k 3.1V
Output pin for dropout detection signal. Goes High during dropout.
4.15V 26.3k
6
DOCDET
2.6 V (when pin is open)
--
43.4k 50
6
140
Pin for deciding dropout detection level. Connect decoupling capacitance between this pin and GND. For adjustment, input voltage proportional to Pin 10 (VREG) output voltage. Increasing the input voltage increases the detection level.
40
100
7
RFAGCOUT
2.8 V
400mVp-p output
7
Output pin for playback Y signal.
600 410
RFAGC time constant pin. 2.5 V to 4.75 V RFAGCTC input (during EVR adjustment)
VCC 470k
8 8
8
--
140
4700P
25
25
50
50
RFAGC gain can be adjusted by EVR. Increasing the input voltage increases the gain.
--4--
CXA2032Q
Pin No.
Symbol
Pin voltage DC AC
Equivalent circuit
Description
9
RFAGCIN
--
220mVp-p input
9
13P 50k 140
50
3.25V
Input pin for playback Y signal. Playback Y signal is separated from playback video signal output to Pin 11 (PBRFOUT), then input to Pin 9 (RFAGCIN).
10
10
VREG
4.15 V
--
Output pin for 4.15 V regulator. Connect decoupling capacitance between this pin and GND.
35
100
11
PBRFOUT
2.0 V
220mVp-p (playback Y signal output)
360 290
11
Output pin for playback video signal.
12
VCC
4.75 V
--
Power supply pin for main blocks excluding recording and head amplifiers.
--5--
CXA2032Q
Pin No.
Symbol
Pin voltage DC AC
Equivalent circuit
Description
100
13
VOUT1
3.4 V
184mVp-p (recording Y signal output)
150 400
13
Recording video signal 1ch output pin. The signal obtained by mixing the recording Y, recording C, recording AFM and recording ATF signals is output.
300
14
REC1IN
0.7 V
120 Ap-p input
100
100 14 300
Recording video signal 1ch REC AMP input pin. Pin 13 (VOUT1) output is V/I converted by external resistor, then input to Pin 14 (REC1IN).
4.15V
7.5k 7.5k
15
RECDUMP1
1.4 V
--
15
7.5k
Damping adjusting pin for 1ch recording amplifier. Damping is adjusted by attaching damping resistor between Pin 15 and GND. Decreasing the resistance value increases the damping.
16
VCC1
4.75 V
--
Power supply pin for 1ch recording and head amplifiers.
--6--
CXA2032Q
Pin No.
Symbol
Pin voltage DC AC
Equivalent circuit
Description
17
17
REC1OUT
16.5 mA output
19 mAp-p output
100
Recording signal 1ch output pin. This pin is an open collector.
16.5m
18
PB1IN
0.7 V
200 Vp-p input
1.5V
18
Playback signal 1ch input pin.
1.2m
19
GND1
0V
--
GND pin for 1ch recording and head amplifiers.
270
120 20
20
PBDUMP1
2.6 V
--
Damping adjusting pin for 1ch head amplifier.
40 130
--7--
CXA2032Q
Pin No.
Symbol
Pin voltage DC AC
Equivalent circuit
Description
270
120 21
21
PBDUMP2
2.6 V
--
Damping adjusting pin for 2ch head amplifier.
40 130
22
GND2
0V
--
GND pin for 2ch recording and head amplifiers.
23
PB2IN
0.7 V
200 Vp-p input
1.5V
23
Playback signal 2ch input pin.
1.2m
24
24
REC2OUT
16.5 mA output
19 mAp-p output
100
Recording signal 2ch output pin. This pin is an open collector.
16.5m
--8--
CXA2032Q
Pin No.
Symbol
Pin voltage DC AC
Equivalent circuit
Description
25
VCC2
4.75 V
--
Power supply pin for 2ch recording and head amplifiers.
4.15V
7.5k 7.5k
26
RECDUMP2
1.4 V
--
26
7.5k
Damping adjusting pin for 2ch recording amplifier. Damping is adjusted by attaching damping resistor between Pin 26 and GND. Decreasing the resistance value increases the damping.
300
27
REC2IN
0.7 V
120 Ap-p input
100
100 27 300
Recording video signal 2ch REC AMP input pin. Pin 28 (VOUT2) output is V/I converted by external resistor, then input to Pin 27 (REC2IN).
100
28
VOUT2
3.4 V
184mVp-p (recording Y signal output)
150 400
28
Recording video signal 2ch output pin. The signal obtained by mixing the recording Y, recording C, recording AFM and recording ATF signals is output.
--9--
CXA2032Q
Pin No.
Symbol
Pin voltage DC AC
Equivalent circuit
Description
29
GND
0V
--
GND pin for main blocks excluding recording and head amplifiers.
30
CIN
3.45 V
136mVp-p (recording C signal input)
140 30 50k 50k
3.45V 25 25
Input pin for recording C, recording AFM and recording ATF signals. These three signals are mixed by external resistor, then input to Pin 30 (CIN).
31
CLEVEL
0.0 V to 4.75 V input
--
31 79.5k 140 37
EVR adjusting pin for lowband recording signal (C, AFM, ATF) level. The control voltage is from 0 V to 4.75 V. Increasing the input voltage increases the lowband recording signal level.
32
YIN
3.05 V
500mVp-p
50k
140 32 50k
Input pin for recording Y signal.
100
3.05V
--10--
Electrical Characteristics Target Values
See the Control Logic Truth Table for control logic. (VCC=4.75 V, Ta=25 C, See the Electrical Characteristics Measurement Circuit.)
Measurement Measurement conditions pin or Input conditions Log Pin Level Frequency ic ammeter name
No.
Item
Symbol
Measurement method
Min.
Typ.
Max.
Unit
1 -- -- -- -- -- B 10 Pin voltage measurement 3.95 -- -- F IVCC 16 23 4.15 -- -- B
I rec
IVCC 20 29
38 30 4.35
mA mA V
2
Circuit current during recording Circuit current during playback
I pb
Current consumption inside IC during switching recording 1 Current consumption inside IC during playback
3
VREG pin voltage
V REG
Recording system
(1: Including recording amplifier 1ch output bias current)
4 B B 13 Pin 1 (YLEVEL) = 4.75 V 32 225 mVp-p 300 kHz
G YMIN
32 1120 mVp-p 300 kHz
13
Pin 1 (YLEVEL) = 0 V
-- -1.7
-17.2 -15.7 0.9 --
dB dB
5
Recording Y signal GCA minimum gain Recording Y signal GCA maximum gain 32 500 mVp-p B 10 MHz 13 10 MHz level/300 kHz level Pin 1 (YLEVEL) = Vylev (center gain) Pin 1 (YLEVEL) = Vylev (center gain) Pin 31 (CLEVEL) = 0 V 13 Pin 31 (CLEVEL) = 4.75 V
G YMAX
--11-- 32 500 mVp-p B 7 MHz 13 30 305 mVp-p 300 kHz B B 30 60 mVp-p 300 kHz 13 30 136 mVp-p 2 MHz B 13 30 90 mVp-p 700 kHz B 13
6
Recording Y signal GCA frequency response (center)
V FY
-1.3
-0.3
0.7
dB
7
DY
--
-50
--
dB
8
G CMIN
-- -2.4
-17.8 -16.4 0.6 --
dB dB
9
Recording Y signal GCA secondary distortion (center gain) Recording C signal GCA minimum gain Recording C signal GCA maximum gain
G CMAX
10
Recording C signal GCA frequency response (center)
VFC
2 MHz level/300 kHz level Pin 31 (CLEVEL) = Cylev (center gain) Pin 31 (CLEVEL) = 4.75 V
-0.5
0
0.5
dB
CXA2032Q
11
Recording C signal GCA secondary distortion (maximum gain)
DC
--
-56
--
dB
No.
Item
Symbol
Measurement Measurement conditions pin or Input conditions Log Pin Level Frequency ic ammeter name
Measurement method
Min.
Typ.
Max.
Unit
12 30 -- 16.6 -- 19 0 -- -- B IB1, 2 DC current measurement 12.7 16.5 90 mVp-p 1.7 MHz B
D AFM
13 Pin 31 (CLEVEL) = 4.75 V -- -55 --
dB
IB1, 2
20.2 21.4 --
mA mA p-p dB
Recording AFM signal secondary distortion (maximum gain) Recording amplifier output 13 bias current Recording amplifier output 14 current Recording amplifier 15 frequency response Playback system 14 27 14 27 184 mVp-p 184 mVp-p 184 mVp-p 184 mVp-p 1 MHz 1 MHz 10 MHz 10 MHz B B B B 17 24 17 24 Output level (mVp-p)/51 Output level (mVp-p)/51 10 MHz level/1 MHz level 10 MHz level/1 MHz level 18 23 F E F F F F F F F 5 5 5
Pin 5 Output
I R1 I R2 R1 R2
16 9 9 9 5 896 mVp-p 7 MHz 7 56 mVp-p 7 MHz 7 224 mVp-p 7 MHz 7
Playback amplifier, RFSW gain
GV1 GV2
200 Vp-p 200 Vp-p
300 kHz 300 kHz
11 11 Measure output level, applying time constant to Pin 8 (RFAGCTC).
57.9 330 310 -- Apply time constant to Pin 8 (RFAGCTC).
Pin 9 Input 10kHz 7MHz a b 224mVp-p VDOP-H VDOP-L KDO-ON=20log (a/224) KDO-OFF=20log (b/224)
61.4 400 375 425
64.9 470 -- 495 -13.5 -10.5 -7.5
dB
--12-- See Measurement method (figure to right).
17
RFAGC standard output
V AGC1
18
RFAGC cover range High
V AGC2
mV p-p
19
RFAGC cover range Low
V AGC3
20
Dropout detection ON level
K DO-ON
dB -8.5 0 2.9 -5.5 0.01 3.15 -2.5 0.2 V 3.4
CXA2032Q
21
Dropout detection OFF level K DO-OFF
22
Dropout pulse Low level
V DOP-L
23
Dropout pulse High level
V DOP-H
No. Apply time constant to Pin 8 (RFAGCTC). F
Pin 9 Input 5kHz 7MHz/224mVp-p
Item
Symbol
Measurement Measurement conditions pin or Input conditions Log ammeter name Pin Level Frequency ic
Measurement method Unit
Min.
Typ.
Max.
24
Dropout ON detection time
T DOP -ON 5 -- 1 -- See Measurement method (figure to right). F
TDOP-ON TDOP-OFF
s
Pin 5 Output 50sec
25
Dropout OFF detection time
T DOP -OFF 5
--
2
--
--13--
CXA2032Q
CXA2032Q
Control Logic Truth Table Input Control Operation of each section under conditions logic input respective input conditions and conditions Recording system Playback system operation R R B V V R R P P P R D PFOOOEEBBBFO PSTUUCC12RAC BWH TT 1 2 c c FGD PR12OOhhOCE Name of E UUAAUOT C TTMMTU control logic T PP conditions 2 3 4 13 28 17 24 11 7 LLL VVVxxxxx A B C D E F L L L H H H L H L L H H -- V V V x x V V V x x V V V x x V V x x x x x O O x x x x x x x x x x x x O O
Operation
Mode
VIDEO EACH REC REC VIDEO BOTH REC PB PB
O CH2 O O CH1 O
H--
(Description of input conditions) H * * * Control logic input voltage of 2.3 V or more L * * * Control logic input voltage of 0.6 V or less -- * * * Don't care. (Description of operation mode) O * * * Operating x * * * Not operating V * * * Video signal is output.
*** Operating but bias current is OFF. CH1 * * * CH1 signal is output. CH2 * * * CH2 signal is output.
--14--
Electrical Characteristics Measurement Circuit
GND
PBRFOUT
GND
Control logic pin EVR adjusting pin
51
REC1IN
RFAGCIN
GND GND GND VOUT1 51
100
Signal output pin (measurement point) Signal input pin (signal source impedance 50)
10 0.1 10
0.01 1.5k
0.1
GND
4700P 470k RFAGCTC
0.01
RFAGCIN
14 REC1IN RECDUMP1 15 47k
10 PBRFOUT 0.01 12 10 VCC
15k
A
9
10 VREG 13 11
VOUT1
17
REC1OUT
REC
18
PB1IN
IB1 GND
VCC1
16
51
REC1CH
8
49
REC1OUT PB1IN RFSW 1CH RFAGCTC RFAGCOUT RFAGCOUT DOCDET
AGCDET 0.01
HEAD
7
2ND
RFAGC
BUFF
5.6 15dB 2CH 6dB
1
0.01
40dB
6
19
GND
GND
GND1 0.1 DOP
PBDUMP1
5
DOCDET CXA2032Q LOGIC BOTH REC
DOP
20
0.022 0.022
390 390
4
--15--
RFSWP
BOTH REC
21
PBDUMP2 GND2
3
22
23
PB2IN
2ND
24
REC2OUT
REC
GND
1 15dB
YGCA
1
RFSWP
49
PB2IN
40dB
HEAD
RP PB
2
1
CGCA
RP PB YLEVEL YLEVEL
5.6 0.01 REC2OUT
28 29 30 31 32
1
REC2CH
YIN CIN GND
.
GND
25
VCC2
0.01
VOUT2
CLEVEL
IB2 0.01 GND
51
A
0.01
51
15k
GND
51
0.01
0.1
100
10
GND
GND
CLEVEL
GND
YIN
GND
IVCC
* Head amplifier input (PB1IN, PB2IN): The input level is specified by a value attenuated to 1/50.
CXA2032Q
VOUT2
A
1.5k 0.01 27 REC2IN REC2IN RECDUMP2 51 GND 47k 26
4.75V
CIN
GND
Application Circuit
RP VCC
0.1 10
Y/C SEP C RP GND
47k 10 10
10
100
0.1
Y
0.1
0.1 1.5k 0.01
PBRFOUT
10 RFAGCIN
RECDUMP1 VCC REC1IN VREG VOUT1
15k
REC1CH RFAGCTC
VCC1
9
16
8
17
REC
15
14
13
12
11
1CH HEAD
REC1OUT
2ND
AGCDET RFSW 1CH RFAGCOUT 470k
10
4700P
PB1IN
18
HEAD
7
RFAGC
BUFF DOCDET
SIGNAL OUT
0.01 15dB 2CH 6dB
40dB
PB RF PB C RF PB Y RF DOP
6
19
GND1 PBDUMP1 DOP 0.1
5
DOCDET CXA2032Q BOTH REC
20
0.022 390 0.022 390
4
--16--
LOGIC RFSWP 1 15dB
2ND CGCA YGCA
21
BOTH REC RFSWP RP PB
PBDUMP2 GND2
3
CONTROL LOGIC RP PB
22
PB2IN 1
40dB
2
23
HEAD
0.01 REC2OUT
YLEVEL
1
24
REC
REC2CH
26 27 28 29 30 31 32
0.01 YLEVEL
YIN
25
2CH HEAD CIN GND VOUT2 REC2IN 0.01 1.5k RECDUMP 15k 47k 0.01 0.01 CLEVEL 2k 0.1 3.3k 0.1 3.3k 0.1
VCC2
CLEVEL
EVR CONTROL
10
CXA2032Q
Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.
100
0.1
REC Y RF REC C RF REC ATF REC AFM
SIGNAL IN
CXA2032Q
Description of Operation Y, chroma, AFM and ATF signals are adjusted at specified levels so that they are mixed internally to achieve an appropriate value at the head, then output to Pins 13 (VOUT1) and 28 (VOUT2). The Y level is EVR adjusted at Pin 1 (YLEVEL) and the low-band level (chroma, AFM, ATF) at Pin 31 (CLEVEL). The signal, which underwent recording level adjustment, is V/I converted by external resistor, then input to Pins 14 (REC1IN) and 27 (REC2IN). The current of the input signal is amplified by the recording amplifier, and this signal is then output from Pins 17 (REC1OUT) and 24 (REC2OUT) to drive the head. A feedback damping circuit is incorporated into the recording amplifier to inhibit head resonance, and the peaking amount can be adjusted by external resistors attached to Pins 15 (RECDUMP1) and 26 (RECDUMP2). During recording, the output capacitance is about 12 pF including that of the playback amplifier. The playback signal from the head is amplified with low noise and high gain. A feedback damping circuit is incorporated to inhibit head resonance, and the peaking amount can be adjusted by external resistors attached to Pins 20 (PBDUMP1) and 21 (PBDUMP2). During playback, the output capacitance is approximately 20 pF including that of the recording amplifier. This section switches the playback signals of channels 1 and 2 at the correct timing and outputs the playback video signal to Pin 11 (PBRFOUT). Switching is performed at Pin 3 (RFSWP). This section inputs the playback Y signal separated from playback video signal using an external circuit and outputs it at a constant level of 400 mVp-p. A dropout is detected in the playback Y signal, and a dropout pulse is output. The detection level is optimized using 224 mVp-p input as a reference. In order to save power consumption, this IC exercises power-saving control of circuit blocks which are not in need for operation depending on the mode. The IC also incorporates a logic circuit for controlling the built-in switches which change inputs and outputs. The combinations of input and output required for basic operation are shown in the Control Logic Truth Table. VREG 4.15 V is generated as the reference voltage used in the IC.
--17--
CXA2032Q
Notes on Operation 1. This IC is characterized by high-voltage gain (approximately 61 dB in the playback system). Be careful of the following when using the IC. 1) Use a reinforced power supply and ground lines. Decouple the power supply pin with a coil and a capacitor. Connect each decoupling capacitor as close to the pin as possible. 2) Use of a regulator power supply is recommended. 3) Connecting a capacitive load to the output may cause oscillation. 4) Take particular care not to make capacitive coupling between the head amplifier input and the playback output. Also be careful not to make capacitive coupling between the recording input and the recording amplifier output. 5) Use of decoupling capacitors is recommended between the following DC voltage input pins and GND. When the control voltage source is at high impedance, aggravation of cross talk or oscillation may occur. Pin 1 (YLEVEL), Pin 31 (CLEVEL)
6) When a decoupling capacitor is necessary for other pins (not power supply pin), it is recommended to connect each decoupling capacitor as close to the pin as possible. 7) The voltage input to EVR adjusting pins should be proportional to the supply voltage VCC. Control the input voltage in the range from 0 to 4.75 V when VCC = 4.75 V. For EVR adjustment at Pin 8 (RFAGCTC), control the input voltage in the range of 2.5 V to 4.75 V.
--18--
CXA2032Q
Characteristics Graphs
Y signal GCA gain control C signal GCA gain control
(dB) 2
(dB) 2
Pin 32 (YIN) Pin 13 (VOUT1) and Pin 28 (VOUT2) I/O gain
-2
Pin 30 (CIN) Pin 13 (VOUT1) and Pin 28 (VOUT2) I/O gain
0
0
-2
-4
-4
-6
-6
-8
-8
-10
-10
-12
-12
-14 VCC=4.75V VIN=225mVp-p 300kHz -16
-14 VCC=4.75V VIN=60mVp-p 100kHz -16
-18 1 2 3 Pin 1 (YLEVEL) voltage (V) 4 5
-18 1 2 3 Pin 31 (CLEVEL) voltage (V) 4 5
RFAGC gain control (dB) (with EVR adjustment at Pin 8)
20
Pin 9 (RFAGCIN) Pin 7 (RFAGCOUT) I/O gain
10
0
VCC=4.75V VIN=50mVp-p 7MHz -10
2.5
3.0 3.5 4.0 Pin 8 (RFAGCTC) voltage (V)
4.5
4.75
--19--
CXA2032Q
Package Outline
Unit : mm
32PIN QFP (PLASTIC)
9.0 0.2 + 0.3 7.0 - 0.1 24 17 + 0.35 1.5 - 0.15
0.1
25
16
32
9
+ 0.2 0.1 - 0.1
1 0.8 + 0.15 0.3 - 0.1
8 + 0.1 0.127 - 0.05 0 to 10
0.24
M
PACKAGE MATERIAL SONY CODE EIAJ CODE JEDEC CODE QFP-32P-L01 QFP032-P-0707 LEAD TREATMENT LEAD MATERIAL PACKAGE MASS
EPOXY RESIN SOLDER PLATING 42 ALLOY 0.2g
--20--
0.50
(8.0)


▲Up To Search▲   

 
Price & Availability of CXA2032Q

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X